JEE Main 2025 · 29 January · evening · Single correct · +4 / −1

The truth table for the circuit given below is:

JEE Main PYQ figure
  1. (a) A | B | Y; 0 | 0 | 0; 1 | 1 | 1; 1 | 0 | 1; 0 | 1 | 1
    ABY
    000
    111
    101
    011
  2. (b) A | B | Y; 0 | 0 | 0; 1 | 0 | 1; 0 | 1 | 0; 1 | 1 | 0
    ABY
    000
    101
    010
    110
  3. (c) A | B | Y; 0 | 0 | 0; 1 | 0 | 0; 1 | 1 | 0; 0 | 1 | 1
    ABY
    000
    100
    110
    011
  4. (d) A | B | Y; 0 | 0 | 0; 0 | 1 | 1; 1 | 0 | 1; 1 | 1 | 0
    ABY
    000
    011
    101
    110
Answer and solution

Answer (d) A | B | Y; 0 | 0 | 0; 0 | 1 | 1; 1 | 0 | 1; 1 | 1 | 0

Solution

Physics sir · 3 steps

Read each AND gate's two inputs first; the OR then just adds the two branches, and you get XOR.

  1. Top branch. The upper AND gate gets A directly and B through a NOT gate. Its output is AB̄, which is 1 only when A = 1 and B = 0.
  2. Bottom branch. The lower AND gate gets A through a NOT gate and B directly. Its output is ĀB, which is 1 only when A = 0 and B = 1.

    Y = AB̄ + ĀB

    A, BAB̄ĀBY
    0, 0000
    0, 1011
    1, 0101
    1, 1000
  3. So. Y is 1 only when the inputs differ. This is the XOR gate, and its truth table is option (d).

The idea to keep. Whenever you see AB̄ + ĀB, it is XOR: the output is 1 only when the inputs are different. Each AND gate catches one of the 'different' cases.

Answer from the NTA final answer key. Solution by PrepWiser.

Study Semiconductors & Electronic Devices

Asked about 170 times in JEE Main since 2020. This question is from 2025.